



RISC-V & Open Source Fundamentals for European Processor Sovereignty

EuroHPC Summit

The European Chips Act and the development of European processors for HPC

22 March 2022

Patrick Pype
NXP Semiconductors



Recommendations and Roadmap for European Sovereignty in Open Source Hardware, Software, and RISC-V Technologies

Report from the
Open Source Hardware & Software Working Group

November 2021



Members of the Open Source HW/SW Working Group

- *Chair :*
 - Patrick Pype NXP Semiconductors
- *Participants :*
 - Jan Andersson Cobham Gaisler
 - Luca Benini ETH Zürich / Univ. Bologna
 - Sven Beyer Siemens
 - Holger Blasum SYSGO GmbH
 - Sylvain Depierre NanoXplore
 - Marc Duranton CEA
 - Wolfgang Ecker Infineon
 - Michael Gielda Antmicro Ltd
 - Edwin Hakkennes Technolution
 - Andreas Koch Technische Universität Darmstadt
 - Loic Lietar GreenWaves Technologies
 - Andreas Mauderer Bosch
 - Jan-Hendrik Oetjens Bosch
 - Jérôme Quévremont Thales
 - John Round NXP Semiconductors
 - Javier Serrano CERN
 - Herbert Taucher Siemens


What is RISC-V ?

- Open standard instruction set architecture
- Provided under open-source licenses with no fees to use
- Initially designed for academic use and educational purposes
- Is the starting point for designing a HW processor in a certain process technology
- “RISC-V International” owns, maintains and publishes IP related to RISC-V – only specification, no implementation




RISC-V: The Free and Open RISC
Instruction Set Architecture

RISC-V IP to SoC landscape



RISC-V Usage



Source: Semico Research Corp., March 2021


“23% of projects in both the ASIC and FPGA spaces incorporated at least one RISC-V processor.”

(Source: Wilson Research Group Functional Verification, 2020)

Open Source in China

HW → “Alibaba introduced first RISC-V based product (XT910) in July 2020”
(Source : <https://www.nextplatform.com/2020/08/21/alibaba-on-the-bleeding-edge-of-risc-v-with-xt910/>)

China’s role in developing open-source software continues to grow
Share of open-source contributions to GitHub by region, 2020



Top ranked nations:
1st: US (22.7%)
2nd: China (9.67%)
3rd: India (5.2%)

SW →

“The massive on-going adoption of open source in China, “..., with a strong support from both the central and regional authorities, is a very interesting trend in China’s strategy to catch up in semiconductors.

Source: GitHub



“For China, open source is an **industrial policy tool** and important part of its **push for technological autonomy**”

Source : <https://merics.org/en/short-analysis/china-bets-open-source-technologies-boost-domestic-innovation>

© MERICS

Why RISC-V in Europe ?

STRENGTHS

- Easy access & low barrier for SoC design
- Ability to customize
- Accessible data for safety & security analysis (whitebox)
- Availability of SW ecosystem
- Lower export control restrictions
- Less vulnerable to geo-political risks
- Strong academic support ; educational use
- Steers Innovation

WEAKNESSES

- Not Industrial Quality IP yet (HW/SW)
- Long-term guaranteed support to industrial users not yet established
- Risk of maintenance
- Lack of some IP (e.g. interconnect)

OPPORTUNITIES

- Customization opportunities
- Sharing development costs
- Sharing support costs
- New licensing models
- Support to SME's
- New industrial leaders

THREATS


- Risk not to create enough critical mass in Europe
- US/China competitors are running fast, with large investments and acceptance by leading end-user companies

 **MAXIMISE**


 **RESOLVE**

Europe must develop the RISC-V supply chain to support autonomy in critical market sectors and reduce its dependency on US & China


Approach to European Success Story



Approach to European Success Story



Vision for EU



How to realize the vision ?

- Part of Phase 2 of the Working Group – draft report available March 7th, 2022
- This report contains the following items :
 - Value of RISC-V and Open Source IP and how to create business on the market, including business strategies, business models and licensing approaches
 - Gaps and future needs for RISC-V and OpenSource IP
 - Roadmap of Implementation Programs by means of Focus Topics

VISION




ROADMAPS

Short term (2-5 years)
Mid term (5-10 years)
Long Term (> 10 years)



FOCUS TOPICS IMPLEMENTATION PLAN

Planning of Focus Topics & Expected Outcomes



Conclusions & Next Steps

- Europe needs to act **FAST**

- **F** Firmly
- **A** Act
- **S** Strongly
- **T** Today




- Next steps:

- Ensure enough RDI investments by all involved stakeholders ~ 1 Billion € program over 10 years
- Active involvement with and commitment from end-user companies
- Need for industrial leadership to get a professional European long term supported and maintained RISC-V based processor organization

Let's build further upon EU Success Stories, e.g. GAP8 IoT processor

Two independent clock and voltage domains, from 0-133MHz/1V up to 0-250MHz/1.2V




MCU Function


- Extended RISC-V core
- Extensive I/O set
- Micro DMA
- Embedded DC/DC converter
- Secured execution

Computation engine

- 8 extended RISC-V cores
- Fully programmable
- Efficient parallelization
- Shared instruction cache
- Multi channel DMA
- HW synchronization
- HW convolution Engine



Zero-Riscy RISC-V core
Interco, DMAs, peripherals



greenwaves-technologies.com

