



SIPEARL

Sovereignty in motion

EuroHPC Summit Week, March 2022

jean-marc.denis@sipearl.com
Chief Strategy Officer

Company Update


SIPEARL CORPORATE OVERVIEW

The European Server Processor Solution


- HQ: Maisons-Laffitte (Paris area), France
- Incorporated in June 2019
- CEO and Founder, Philippe Notton
- Key Personnel from Intel, Infineon, Atos, ST, Marvell, Nokia, MStar-Mediatek
- HPC targeted processor based on Arm Neoverse V1 cores
- **Targeting >1000 employees <2026**



R&D OFFICES & PARTNER/CUSTOMER PROXIMITY



Headcount evolution 2020-2025




PARTNERSHIPS



GRAFHCORE


Atos



More Coming
Soon!


Roadmap toward sovereignty

SIPEARL CORPORATE VISION AND STRATEGY



Our business model is sustainable over time

OVERALL ROADMAP



Short term objective
TRL ≥ 6
arm

mid term objective
TRL < 4
RISC-V

EPI COMMON PLATFORM ENABLES EU ECOSYSTEM








- SiPearl chartered is also to develop the European Ecosystem
- SiPearl shares IP and benefits from IP ecosystem
 - Accelerator development (RISC-V based)
 - AI (tensor)
 - Vector processing
 - Stencil processing
 - FPGA
 - ...
 - Packaging
 - IP development
- Staged integration: start with socket-to-socket connections and move into package (multi-chiplets) over time

now

Future (10y?)




PROCESSOR CORES INSIDE RHEA


	Total: x V1 + 2 M7 Arm, 29 Risc-V, 4x SPUs.		Remarks
Arm Neoverse V1 cores	Arm Neoverse V1		Including spare V1s.
Arm cortex-M7 cores	2x Arm cortex-M7 = 2.		for SCP and MCP subsystems.
Risc-V in PMS	1x Ariane + 1x ZeroRiscy = 2.		
Risc-V in SEG	1x Ariane = 1.		SEG for security element.
Risc-V in STXs of 2x ERACs	2x (1x Ariane + 8x Snitch) = 18.		
Risc-V in VRPs of 2x ERACs	2x (4x VRP core) = 8.		VRP core is a modified Risc-V core.
SPUs in STXs of 2x ERACs	2x (2x SPU cores) = 4.		SPU core is a proprietary core.

- Some additional EU designed IP (power management, clock, cryptography) not counted here
- Not including μ C cores used in Synopsys DDR controllers for the PHY training.

Core	Performance for the core.
V1	2x 256 SVE = 16 DP FLOPs/cycle; 2.5GHz@N6
Snitch	1x 64b FPU = 2 DP FLOPs/cycle; >1GHz@N6
SPU	4x 32b FPU = 8 SP FLOPs/cycle; >1GHz@N6

VALUE CHAIN





SIPEARL SAS

RCS Versailles Siren 851 434 365

contact@sipearl.com

www.sipearl.com

Lan: +33 1 80 83 54 90

France / Germany / Spain