BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//CERN//INDICO//EN
BEGIN:VEVENT
SUMMARY:Introduction to Design Verification
DTSTART;VALUE=DATE-TIME:20260327T100000Z
DTEND;VALUE=DATE-TIME:20260327T120000Z
DTSTAMP;VALUE=DATE-TIME:20260420T130300Z
UID:indico-event-1628@events.prace-ri.eu
DESCRIPTION:Join Barcelona Supercomputing Center and 10xEngineers for a co
 mprehensive webinar exploring the essential concepts\, techniques\, and ca
 reer opportunities in design verification. Whether you're an engineering p
 rofessional looking to deepen your expertise or a graduate student enterin
 g the field\, this session offers practical insights into the verification
  methodologies that power modern digital design.\n\nWhat You'll Learn\n1. 
 Verification Fundamentals\n\n\n	Introduction to IP Core Verification and i
 ts critical role\n	Understanding the design cycle and verification's place
  within it\n	Pre-silicon vs. post-silicon verification approaches\n	Levels
  of verification and testbench strategies\n\n\n\n2. Verification Technique
 s\n\n\n	Simulation-based verification methodologies\n	FPGA-based verificat
 ion and emulation platforms\n	Formal verification methods and applications
 \n	Driving and checking strategies for robust testbenches\n\n\n3. Progres
 s & Metrics\n\n\n	Measuring verification progress effectively\n	Key metric
 s for tracking coverage and quality\n	Common myths vs. reality in verifica
 tion\n	Career pathways and growth opportunities\n\n\n \n\nhttps://events.
 prace-ri.eu/event/1628/
LOCATION:https://us06web.zoom.us/meeting/register/8ICyq3N5Tpi9m6ckp9jSeg (
 Online)
URL:https://events.prace-ri.eu/event/1628/
END:VEVENT
END:VCALENDAR